Lemmy.one
  • Communities
  • Create Post
  • heart
    Support Lemmy
  • search
    Search
  • Login
  • Sign Up
Salamander@mander.xyzM to Semiconductors@mander.xyz · 2 years ago

The Design of a High Speed Low Power Phase Locked Loop

arxiv.org

external-link
message-square
0
fedilink
1
external-link

The Design of a High Speed Low Power Phase Locked Loop

arxiv.org

Salamander@mander.xyzM to Semiconductors@mander.xyz · 2 years ago
message-square
0
fedilink
The upgrade of the ATLAS Liquid Argon Calorimeter readout system calls for the development of radiation tolerant, high speed and low power serializer ASIC. We have designed a phase locked loop using a commercial 0.25 um Silicon-on-Sapphire (SoS) CMOS technology. Post-layout simulation indicates that tuning range is 3.79-5.01 GHz and power consumption is 104 mW. The PLL has been submitted for fabrication. The design and simulation results are presented.
alert-triangle
You must log in or # to comment.

Semiconductors@mander.xyz

semiconductors@mander.xyz

Subscribe from Remote Instance

Create a post
You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !semiconductors@mander.xyz

A community to discuss semiconductor technologies and micro-fabrication techniques

Visibility: Public
globe

This community can be federated to other instances and be posted/commented in by their users.

  • 6 users / day
  • 6 users / week
  • 6 users / month
  • 6 users / 6 months
  • 1 local subscriber
  • 85 subscribers
  • 18 Posts
  • 0 Comments
  • Modlog
  • mods:
  • Salamander@mander.xyz
  • Solarion@mander.xyz
  • BE: 0.19.7
  • Modlog
  • Legal
  • Instances
  • Docs
  • Code
  • join-lemmy.org